Introduction
As large development of micro-electronics, the SOPC based on FPGA and Nios ii provide advanced technology and extensive application for market of which competition is fierce, because of its flexible design, tailorability and programmability [1] .Furthermore, ACFM is a real-time non-destructive testing technology, making more and more popular in NDT because of its fast detection for surface and near-surface cracks in conductor [2] .
In order to make full use of the real-time and fast detection of ACFM, this paper presents an embedded solution which can integrate modules of ACFM into the Nios ii system on FPGA chip.This solution can not only lowers the cost, complexity, size and power dissipation of ACFM instrument, but also makes the ACFM instrument more intelligent.Meanwhile, hardware/software co-development based on SOPC of Nios ii can effectively reduce the period of design, which has significant meaning for exploitation of ACFM instrument [3] .This paper presents the hardware/software co-development in ACFM system based on Nios ii through the design of modules for system, the construction of system, the programming on system.
The design of modules for system
ACFM detects by stimulating a alternating magnetic field which will produce induced current in conductor's surface.Because induced current will distort encountering cracks in surface or near-surface, it is necessary to collect and analyze this distortion current which can measure the size of cracks.According to the processing of ACFM testing, it needs to design two module for ACFM system on chip:
Signal Generator Module
This module use the DDS to generate a sine waveform current which will stimulate an 3rd International Conference on Mechatronics, Robotics and Automation (ICMRA 2015) alternating magnetic field by conducting through a coil.According to the theory of DDS, this module needs a D/A chip on hardware and Verilog programming on software.Programming upon the FPGA chip by Verilog language realize a signal generator module which can control the frequency of signal.The Verilog module is as Program 1. In Program 1.1, the port clk is the clock input.The port rst_n is the asynchronous reset input.The port chmod is used to enable the control of the frequency.The port Fword is to input the new frequency step word.The port DAC_CLK and the port q is utilized to connect the D/A chip.And the last port clk_n is to generate a rectangle waveform for switch capacity filtering in ACFM system.
A/D Collection Module
After that the alternating magnetic field produced by Signal Generator Module induce current in conductor, it needs to change those current into digital signal for further analysis which can judge whether it exists a crack, what kinds of this crack and what is the size of the crack.The FPGA chip having lots of ports is easy to drive a multichannel A/D chip to collect data.The Verilog module for driving a multichannel A/D is as Program 1.2. Because of large number of ports, the functions of each port can refer to notes in Program 1.2.Owing to the fast running speed in FPGA, it is easy to realize the multichannel signal acquisition at the same time.After programming on system, the ACFM system on chip can collect datum periodically by this module and encode the datum as frame which will be sent to upper computer for waveform display.
The construction of system
For the construction of ACFM system on chip, it needs to use the SOPC tools of Altera, Qsys.Open Qsys, and then add the IP core needed such as CPU, SystemID, clock, timer, sdram, flash, serial port, PLL and the ports for signal generator module and A/D collection module, which is shown in Fig.1 . And then, open the Pin Planner of Quartus ii to distribute the port defined in Program 2.2 to physical ports in FPGA.So far, the construction of ACFM system on chip has finished, which realizes software/hardware co-development by connecting the ports of each modules and chips.
The programming on system
After the construction of system, we need to program for ACFM system based on Nois ii.The programming is to realize the functions as follow: collecting data periodically by A/D collection module, encoding the data to send to upper-computer, changing the frequency of alternating magnetic field by signal generator module, designing an instruction set for users to operate this system.
With the help of the software Eclipse For Nios ii, we can build a project like C based on the file (.sopc) produced by the construction of system.Eclipse will help to produce the file system.h based on system.In the file system.h, we can find the base addresses of IP cores.Using these addresses, we can use IP cores like C programming.To be different from SCM, we can freely add the IP core or the functions as we need.From which we can see that the Nios ii is the most general and flexible software processor in the world.The key C programming for ACFM system on chip is as Program 3. This Program 3.1 is used to receive instructions from the upper-computer by serial ports.After receiving instruction, extract the parameter from the instruction to change the frequency by signal generator module.The format of instructions is c01s to c10s, which means the signal generator module can change the frequency of alternating magnetic field from 1kHz to 10kHz.
In the next, we design a instruction set for users to operate the system.The format of instructions is m01l to m03l.The instruction m01l means to command the system to start testing, m02l means to stop testing, m03l means to reset testing.The key C programming to realize this function is as Program 3. 
The running of system
Write program into FPGA chip, and then connect FPGA chip with the other chips.Use computer as upper-computer to connect with FPGA through serial port.Open the Serial Debugging Assistant to send "m01l" to FPGA.And then, upper-computer can receive the encoded data from the ACFM system as Fig.2 . Fig.2 Transmission of encoded data Fig.2 shows that the encoded data transmits from FPGA to computer, which proves that the design of ACFM system on chip is successful and meets requirements of ACFM.
Conclusions
This paper presents the programming and construction of ACFM system on chip, displays the SOPC development based on FPGA.From the development process, we can see the advantages of software/hardware co-development: 1)Use less chips, but achieve more functions, which effectively reduces the cost, complexity, power dissipation and the size of ACFM instrument.
2)Customize the system on chip flexibly, and cut the dress according to ACFM's figure, which not only realizes the reserved functions, but make ACFM instrument more intelligent.
3)Use Altera's SOPC tools to develop system on chip, which not only simplifies the development processing, but reduced the development period.At the same time, it is beneficial to further upgrading of function, having significance for development of ACFM instrument.
